Exhibit

1	UNITED STATES DISTRICT COURT
2	NORTHERN DISTRICT OF CALIFORNIA
3	SAN FRANCISCO DIVISION
4	
5	SANDISK CORPORATION, a Delaware
6	corporation,
7	Plaintiff,
	vs. NO. C98-01115 CRB (PJH)
8	LEXAR MEDIA, INC., a California
9	corporation,
10	Defendant./
11	
12	DEDOCTATON OF AMERICA
13	DEPOSITION OF YUKUN HSIA, Ph.D. VOLUME I
14	
15	DATE: January 27, 2000
16	DAY: Thursday
17	TIME: 9:42 a.m.
18	PLACE: Wilson Sonsini Goodrich & Rosati 601 California Avenue
19	Palo Alto, CA 94304
20	PURSUANT TO: Notice
	REPORTED BY: LINDA LAUBACH, RPR
21	CSR No. 11590
22	
23	COMP-U-SCRIPTS
24	OFFICIAL REPORTERS and NOTARIES
25	1101 S. Winchester Blvd., Suite D-138 San Jose, CA 95128-3901
26	(408) 261-9795
İ	1

## REPORTER'S CERTIFICATE

ġ

I, LINDA LAUBACH, hereby certify that the witness in the foregoing deposition was by me duly sworn to tell the truth, the whole truth and nothing but the truth in the within-entitled cause;

That said deposition was taken down in shorthand by me, a Certified Shorthand Reporter, and a disinterested person, at the time and place therein stated, and that the testimony of the said witness was thereafter reduced to typewriting under my

direction and supervision;

That the witness was given an opportunity to read and correct said deposition and to subscribe the same. Should the signature of the witness not be affixed to the deposition, the witness shall not have availed him/herself of the opportunity to sign or the signature has been waived;

I further certify that I am not of counsel or attorney for either/or any of the parties to the said deposition, nor in any way interested in the event of this cause, and that I am not related to any of the parties thereto.

Date: 2-3-00

LINDA LAUBACH CSR No. 11590

Original sealed (Date):

Reporter initials/date:\_\_\_\_\_

16:32:45 1	MR. YOON: Okay. I have no further
16:32:46 2	questions, subject to my caveat about bringing
16:32:52 3	Dr. Hsia back.
16:32:53 4	THE VIDEOGRAPHER: This is the end of tape
16:32:54 5	No. 3 and concludes today's proceedings. We are now
16:32:58 6	off the record at 4:33.
7	(Whereupon, the deposition was concluded
. в	at 4:33 p.m.)
9	
10	
11	
12	YUKUN HSIA
13	
14	
15	
16	
\ 17	
18	
19	Subscribed and sworn to before me
2 0,	this day of, 1998
21	
22	Notary Public in and for the State of
23	California, County of Santa Clara
24	•
25	
26	
	170
1	_, •

15:48:07 1 15:48:14 2 15:48:17 3 15:48:19 4 15:48:23 5 15:49:19 6 15:49:26 7 15:49:32 8 15:49:38 9 15:49:42 10 15:49:45 11 15:49:46 12 15 49:49 13 15:49:52 14 15:49:54 15 15:49:57 16 15:50:03 17 15:50:08 18 15:50:12 19 15:50:14 20 15:50:15 21 15:50:16 22 15:50:20 23 15:50:22 24 15:50:25 25 30:26 26

We actually have stacks of wafers in the cylindrical shape, okay; and it was in one of the brochures that was sent out. So there are all kinds of different systems studied, proposed, trying to get funding on.

Q. Now, taking a look at paragraph 6, see that?

And I'm going to lines 25 and 26. Do you see that it says, "rather than separate the wafer into individual chips, mount each separate chip in a package and then remount those packages and connect them on a circuit board."

Do you see that? I'm sorry. I should have read from line 24. Starting -- let me just read that into the record; then I'll ask you the question.

"The idea behind WSI was to connect hundreds of such separate chips on a single wafer, rather than separate the wafer into individual chips, mount each separate chip in a package and then remount those packages and connect them on a circuit board."

Do you see that?

- A. Yes, uh-huh.
- Q. So is it correct to say that each MA within the SSM was a separate chip?
- A. Traditionally?
- Q. Yes.
- A. At that time, that would be considered a chip.

```
11.03:51
               Q.
                            Physically, 4K bits is equal to 512 bytes;
                     Yes.
11:04:01
               correct?
                     That's where I have some problem with that
11:04:01
               Α.
11:04:04
               because the memory is a sequential memory.
11:04:08
               Q.
                     Yes.
                     So the output is only 1 bit at a time.
11:04:08
               Α.
11:04:12
               Q.
                     Yes.
                     So you don't count that as a byte in the sense
11:04:12 8
               Α.
11:04:17 9
               of the system.
11:04:18 10
               Q.
                     Uh-huh.
11:04:20 11
               Α.
                     Okay?
11:04:21 12
                     Ckay.
               Q.
11 94:23 13
                     Now, am I -- because I'm accessing -- when I try
               A.
11:04:28 14
               to access this memory stack, I access 8 MAs at a time.
11:04:35 15
                     Ckay.
               Q.
11:04:36 16
                     And a byte is -- 8 bit-byte is distributed into
               Α.
11:04:45 17
               1 bit ter MA.
11:04:50 18
                     I think I understand now.
               Q.
11:04:51 19
               Α.
                     Okay.
11:04:52 20
                     With regards to the 8 MAs, which is -- basically
               Q.
               it would be 1 bit, each would go on to the bus, which
11:04:56 21
11:04:59 22
               would be the byte of data.
11:05:01 23
                     That's right. Okay. That's why I was concerned
               Α.
11:05:04 24
               about it.
11:05:06 25
               Q.
                     Now I think we -- I understand.
1: `5:08 26
               Α.
                     Ckay.
```

- 11:05:10
- 11:05:20 2
- 11:05:23 3
- 11:05:24
- 11:05:25 5
- 11:05:30
- 11:05:30
- 11:05:34 8
- 11:05:35
- 11:05:40 10
- 11:05:40 11
- 11:05:41 12
- 11.05:45 13
- 11:05:49 14
- 11:05:50 15
- 11:05:53 16
- 11:05:58 17
  - 11:06:01 18
  - 11:06:04 19
  - 11:06:10 20
  - 11:06:16 21
  - 11:06:22 22
  - 11:06:28 23
  - 11:06:34 24
  - 11:06:39 25
  - 1' 76:40 26

- Q. So that for each of those in order to have a -- okay, so it makes sense. So that you have 8 MAs that are accessed for a byte.
- A. That's correct.
- Q. And you serially are reading out 1 byte at a time.
- A. One bit at a time from each array so that you compose 1 byte.
- Q. Yes. So in each memory array, 1 bit is read out at a time.
- A. That's right.
- Q. And 1 byte of information is provided in parallel on the bus from the 1 bit from each memory array; correct?
- A. Well, it will come out; and then you will constitute a 1-byte stream of 8 bits going out because it's a serial memory.
- Q. Okay. Why don't we take a look at figure 1 for a second.
- A. I think figure 1 on the Y, item 14, that's 8 -- it shows 8 arrays being -- that's a bus size of 8.
- Q. Yes. And for those 8 being accessed, there was 1 bit from each of the MAs depicted in the figure transmitted. So 8 bytes are sent to the interface control unit.
- A. That's correct.

```
11:06:41
                     And this would be repeated 512 times to send to
               Q.
               the interface control unit 512 bytes of data.
11:06:47
               serially, 512 bytes, 1 byte at a time, would be
11:06:53
          3
11:06:58
               transmitted over 14 to the interface control unit.
11:07:01
          5
                     That's correct.
11:07:02
               Q.
                     Okay.
11:07:03
               Α.
                     Now I think we're clear.
11:07:05
                     Yes. Thank you. Now, with regards to the MA,
               the memory array, which physically can store 4K to 16K
11:07:44 9
11:07:50 10
               bits; correct?
                     See, that information -- that is a generic
11:07:53 11
11:07:58 12
               statement.
11:07:58 13
               Ο.
                     Yes.
11:07:59 14:
                     The example we use assumes an 8K bit MA, if I
11:08:09 15
               remember correctly.
11:08:09 16
                     So this is an 8K bit MA, is the example.
               Q.
11:08:13 17
               Α.
                     Right.
11:08:15 18
               ٥.
                     So that would be --
11:08:19 19
                    -- 4K. So when you access a set of 8 MAs, you
               Α.
11:08:27 20
               end up with 4K words.
11:08:29 21
                     Okay. Now, it finally becomes clear to me.
               Q.
11:08:34 22
               Thank you, Dr. Hsia.
11:08:36 23
               A. Okay.
11:08:37 24
                    With regards to the 8 MAs -- which those 8 MAs
               Q.
11:08:43 25
               would constitute a block.
1 '8:45 26
               Α.
                     That's correct.
```

```
you already have erased previously, and then you can
1_:10:26
               write -- there's a special command that was given in
11:10:28
               figure -- as item sector write -- some of
11:10:31
         3
               instructions, depending on the instructions.
11:10:37
                     Now, in a sector write command --
11:10:40
         5
               Q.
11:10:45
               Α.
                     Uh-huh.
                     -- one sector worth of data, would be written
11:10:45
          7
               Q.
11:10:49
               into the 8 MAs.
                     Yes. If you move everything into there, yes.
11:10:52
               Α.
                     Okay. So that when you read out that sector of
11:10:59 10
               Q.
               data from the MAs, each MA would provide 1 bit, so
11:11:02 11
11:11:07 12
               that 1 byte at a time is read out.
11.11:09 13
               Α.
                     That's correct.
                     Okay. So that it could be a situation where
11:11:10 14
               15/16ths of the available memory in a block is not
11:11:21 15
11:11:25 16
               utilized.
11:11:28 17
                     Yes, it is possible. If the computer program's
               written in such a way that they don't use the bounds
11:11:34 18
11:11:39 19
               of the unwritten space.
                    Okay. Dr. Hsia, if you take a look at column 9
11:12:42 20
               and 10 of the '248 patent, starting at line 67 and
11:12:46 21
11:12:53 22
               going to line 5 --
11:12:59 23
                     Of column 10?
               Α.
11:13:01 24
               Q.
                   Yes.
11:13:02 25
               Α.
                     Uh-huh.
1 13:03 26
                     Why don't you read that to yourself for a
               Q.
```

11.13:00	+
11:13:11	2
11:13:14	3
11:13:19	4
11:13:25	5
11:13:31	6
11:13:32	7
11:13:35	8
11:13:41	9
11:13:48	10
11:13:54	11
11:14:00	12
13 · 14 : 04	13
11:14:06	14
11:14:13	15
11:14:18	16
11:14:22	17
11:14:29	18
11:14:34	19
11:14:39	20
11:14:45	21
11:14:46	22
11:14:49	23
11:14:53	24
11:14:57	25
1- 15:03	26

1..13:06

1

moment.

- A. Yes.
- Q. Is there any other discussion in the '248 patent regarding an EDAC or an EDAC unit, other than that discussed in column 9, line 66, to column 10, line 5?

  MR. DeBRUINE: I'm going to object. The document speaks for itself.

THE WITNESS: I believe -- I believe that that one is put in there to point out the fact that indeed, okay, this is -- has been considered. But I do not recall it was detaily (sic) described elsewhere in -- within this particular patent description.

But it is obvious that it can be done because the way we do our organization is organized where you need this architecture. So it is always that it should be understood readily.

- Q. (By Mr. Yoon) Okay. With regards to figure 5 --
- A. Figure 5. Uh-huh.
- Q. -- there is a dotted box that refers to the EDAC squared. Do you see that?
- A. Yes, uh-huh.
- Q. Is there any other figure in the '248 patent that you're aware of that discloses an EDAC unit?
- A. Okay. In that case, it is not described in detail as for this particular example.

- 1\_.15:05 1 11:15:07 11:15:16 3 11:15:19 4 11:15:24 5 11:15:27 6 11:15:27 7 11:15:34 8 11:15:39 9 11:15:45 10 11:15:50 11 11:15:52 12 11 . 15 : 57 13 11:16:00 14 11:16:01 15 11:16:05 16 11:16:08 17 11:16:13 18 11:16:19 19 11:16:25 20 11:16:27 21 11:16:28 22 11:16:32 23 11:16:33 24 11:16:35 25 1 1.6:37 26
- Q. Okay.
- A. And let's see what I should say. It's just that it was -- at the time, the customer was not interested in that. We have other system built with that in.
- Q. When you say "customer," who are you referring to?
- A. This patent -- this particular example system was designed specifically -- or proposed specifically to a customer that are interested in that. We also -- at that time, that customer is a minor customer.

We have other customers who actually have designed the EDAC requirement into the memory systems, and just we happen to pull this example that is not including the EDAC.

- Q. And what customers may have had an EDAC unit designed into an SSM?
- A. There is a -- as it happens, it was a customer that is a classified customer, U.S. Government; and I believe that we had to report a design report. Was it in the --

MR. DeBRUINE: Jim, I believe what he's referring to were among the documents that we got you this morning.

- Q. (By Mr. Yoon) But with regards to your declaration, that report was not attached.
- A. In the declaration because I didn't -- yes, it

	ľ	
11.16:42	1	was not attached in the declaration because I didn't
11:16:45	2	find it until in my archival storage in my garage.
11:16:52	3	Didn't find until afterwards.
11:16:59	4	Q. Okay. Now, Dr. Hsia, the going back to
11:17:06	5	column 9 and 10.
11:17:13	6	A. Yes.
11:17:14	7	Q. There's a statement there that says, "coupled
11:17:18	8	with an error memory file." Do you see that? It's
11:17:25	9	column 10, line 1 to 2.
11:17:27 1	10	A. Uh-huh.
11:17:29 1	11	Q. Was that error memory file a data file?
11:17:32 1	12	A. In the context of the memory stack, it would be
11 · 17 : 37 1	13	a data file. It would be stored part and parcel in
11:17:40 1	L 4	the memory stack.
11:17:41 1	L 5	Q. Okay. And I see here that the term "error
11:17:50 1	L 6	memory file" is singular. Do you see that?
11:17:52 1	L7	A. Yes.
11:17:55 1	8	Q. In the example shown in the '248 patent, was
11:17:58 1	. 9	there a single error memory file?
11:18:02 2	20	MR. DeBRUINE: Objection. Document speaks
11:18:04 2	21	for itself.
11:18:04 2	22	THE WITNESS: This one here identify a
11:18:09 2	23	possible option. This relate this tie in the
11:18:11 2	24	option.
11:18:12 2	:5	Q. (By Mr. Yoon) Yes.
13 8:12 2	6	A. But in for example, in the design a
	- 1	

1 . . 18:19 11:18:23 11:18:30 11:18:33 11:18:40 11:18:44 11:18:49 7 11:18:49 11:18:53 9 11:18:58 10 11 11:19:05 12 11 · 19:09 13 11:19:10 14 11:19:13 15 11:19:16 16 11:19:23 17 11:19:24 18 11:19:28 19 11:19:33 20 11:19:38 21 11:19:40 22 11:19:43 23 11:19:47 24 11:19:53 25

1 1.9:57 26

different design, for example, that file would be, of course, part and parcel of the file that is -- that is referred to earlier.

Because you need to have that integral with the reconfigurations set up in all that. So it should be tied in with the S -- with the RAM storage file referred to.

And additional also have to be clear too is that because we're bit organized -- so, for example -- just a very example is you want to add a parity bit, where often the disk memory have that -- that would be -- in that case now, for every byte, let's say, you add 1 bit.

So for one you might have 2 bits -- 2 parity bits and then in this case, now you're accessing the 8 arrays, you access 10 arrays.

- Q. Okay. Now --
- A. Just for clarity.
- Q. Thank you, Dr. Hsia. With regards to the error memory file that's discussed in the '248 patent, is it your understanding that that file would be transferred to the RAM on the power-up of the system?
- A. In the sense that they -- for example, in one design, we talking about single error detect and double error detect. So that information had to be stored in the file so that the system, later on, when

<u> </u>	:	2	ک	:	1	2	1
----------	---	---	---	---	---	---	---

11:23:16 2

11:23:17 3

11:23:21

11:23:24 5

11:23:30

11:23:34

11:23:37 8

11:23:45 9

11:23:47 10

.11:23:56 11

11:24:02 12

11:24:12 13

11:24:14 14

11:24:19 15

11:24:21 16

11:24:23 17

11:24:24 18

11:24:27 19

11:24:32 20

11:24:37 21

11:24:39 22

11:24:40 23

11:24:44 24

11:24:49 25

1 24:54 26

received from the host computer or would it be generated by the SSM?

- A. In one design, it would be specifically generated by the memory controller. It would be invisible to the computer user because we would double check to make sure that the data integrity is there before we send out to the host computer.
- Q. Uh-huh. Now, did you actually build a system with parity bits?
- A. We design systems, but we actually did not build a system and market as such.
- Q. Uh-huh. Now, you mentioned a system that -- I have to, during the lunch break, review the documents -- no, I appreciate that, Dr. Hsia. But you mentioned a system that was discussed in some report that used EDAC.
- A. Yes, uh-huh.
- Q. Now, in that system, was there an error memory file that was loaded up on power up into a RAM?
- A. You know, I just -- in that particular, I haven't gone through in real detail because it was a major, major design effort there.

And I do know, though, the error code themselves are stored in the -- in connection with the data into the memory stack; and, additionally, knowing how the design has to be, the information generated by error

131:17 1	A. Yeah, wafers systems integration.
11:31:21 2	Q. Now, would that be the SSM that we've been
11:31:24 3	discussing or an example of an SSM?
11:31:27 4	A. Yes.
11:31:28 5	Q. Okay.
11:31:29 6	A. Or vice versa.
11:31:31 7	Q. With regards to an SSM or the implementation of
11:31:36 8	a solid-state memory that would emulate a disk
11:31:39 9	drive
11:31:39 10	A. Yes.
11:31:40 11	Q did you present any additional technical
11:31:42 12	information in China that is not disclosed in one of
13:31:46 13	the exhibits to your declaration?
11:31:47 14	A. No.
11:31:49 15	MR. DeBRUINE: Jim, can I just clarify
11:31:51 16	something for the record. In the lecture notes that
11:31:56 17	Dr. Hsia included in his declaration, there is
11:32:00 18	reference to and some figures incorporated from a 1979
11:32:05 19	paper. That paper is not part of his declaration. It
11:32:09 20	has been produced to you within the last couple weeks.
11:32:14 21	MR. YOON: Uh-huh.
11:32:15 22	MR. DeBRUINE: I'm just
11:32:16 23	Q. (By Mr. Yoon) Just to make clear, we'll get to
11:32:19 24	your presentation materials.
11:32:21 25	
	A. Okay.
1 32:21 26	<ul><li>Q. Dr. Hsia, there are references or figures in the</li></ul>

Okay. Let's say that there's an error found or Q. 11:42:47 detected. 11:42:48 Okay. The device disclosed -- the SSM disclosed, would 11:42:48 Ο. dynamically change the physical address associated 11:42:53 with that magnetic disk sector address; correct? 11:42:56 If there's a command saying that, indeed, okay, 11:43:00 7 this error is unacceptable, we need to reconfigure 11:43:04 it -- this depends on the intelligence of the host 11:43:09 computer in the end -- then, yes, it would be -- then 11:43:13 10 the memory would be reconfigured in such a way that 11:43:17 11 the physical -- that address, the same address 11:43:20 12 physically, would address a different set low rate. 13 · 43 : 24 13 11:43:28 14 And that's what you mean when you refer to dynamic reconfiguration in paragraph 9 of your 11:43:33 15 11:43:37 16 declaration. 11:43:37 17 Α. In a sense, yes. So dynamic configuration -- reconfiguration 11:43:39 18 11:43:42 19 refers to dynamically changing the physical address 11:43:46 20 associated with the magnetic disk sector address. 11:43:49 21 I guess the word dynamic may be a -- I guess --Α. I guess may be misleading or may be confusing. Let me 11:43:56 22 11:44:01 23 see how it's written again. Where's the line now 11:44:04 24 again?

1 . . 42:45

11:44:05 25

1' '4:06 26

Q.

Α.

Line 2.

Okay, yeah. I think it just describes the

- 13:34:09
- 13:34:23
- 13:34:26
- 13:34:31 5
- 13:34:38
- 13:34:38 7
- 13:34:41
- 13:34:43
- 13:34:43 10
- 13:34:45 11
- 13:34:48 12
- 13 34 : 55 13
- 13:34:58 14
- 13:35:07 15
- 13:35:10 16
- 13:35:15 17
- 13:35:23 18
- 13:35:27 19
- 13:35:30 20
- 13:35:33 21
- 13:35:43 22
- 13:35:49 23
- 13:35:49 24
- 13:35:51 25
- 1 35:55 26

- Q. Go to paragraph 10.
- A. Uh-huh, okay.
- Q. The first sentence there says, We also anticipated that at least error correction codes, open parentheses, ECC, referred to in the '248 patent as Error Detection and Corrections or "EDAC" would be stored in the memory blocks, along with the data from the host computer.

Do you see that?

- A. Yes, uh-huh.
- Q. What did you mean by the word "anticipated"?
- A. Actually, I think that, in the sense that we actually have done that, maybe a better word would be -- we also have -- I guess anticipate mean we may not be -- let me think.

I should have said we also have designed in another system, okay. I shouldn't say anticipate because the word is not as good as I -- in terms of the meaning, now that you ask the question.

- Q. Uh-huh. I understand. With regards to the '248 patent, there is no disclosure in that patent about the storage of ECC codes in the memory blocks; correct?
- MR. DeBRUINE: I'll object that the document speaks for itself, mischaracterizes the document, and to the extent it's calling for a legal

35:58 د 1 1 13:35:59 2 13:36:04 3 13:36:09 13:36:18 13:36:21 6 13:36:22 7 13:36:24 8 13:36:29 9 13:36:32 10 13:36:35 11 13:36:38 12 13:36:41 13 13:36:47 14 13:36:52 15 13:36:53 16 13:36:58 17 .13:37:01 18 13:37:08 19 13:37:14 20 13:37:15 21 13:37:18 22 13:37:20 23 13:37:22 24 13:37:26 25

17:30 26

conclusion.

THE WITNESS: I guess in the sense that in terms of the exact description of how the ECC codes are to be utilized and stored, it did not specifically -- it was not particularly articulated out in the patent.

But I -- at the time, actually, it seemed to be a very obvious thing in the sense that we actually had done another system that had the ECC codes. So it was not considered a major issue.

Because the way the memory stack is organized is a bit-organized structure. So ECC codes are very easily implemented by simple additions of another array in connection with the data that was being put together.

Q. (By Mr. Yoon) Okay. But, now, I'm not asking you with regards to -- obviously, you've mentioned the other system. But there is no express discussion of the storage of ECC in memory blocks in the '248 patent; correct?

MR. DeBRUINE: I'll object. Restate my past objections and that it's asked and answered.

THE WITNESS: I agree with him. I already answered that in the sense that we did not articulate how in what specific manners, but it is always from the organization of the memory stack since it's

13.37:34	1
13:37:39	2
13:37:44	3
13:37:46	4
13:37:46	5
13:37:47	6
13:37:50	7
13:37:51	8
13:37:52	9
13:37:56	10
13:38:00	11
13:38:01	12
13 · 38 : 05	13
13:38:09	14
13:38:14	15
13:38:19	16
13:38:22	17
13:38:25	18
13:38:28	19
13:38:31	20
13:38:32	21
13:38:40	22
13:38:47	23
13:38:54	24
13:38:54	25

1?

8:56 26

bit-organized. And the ECC code is just an additional bit column to be used with the memory rates.

Q: (By Mr. Yoon) But, for example, in the block of the '248 patent --

A. Uh-huh.

Q. -- that we discussed earlier which stored 16 sectors' worth of data --

A. Uh-huh.

Q. -- in that block itself, as disclosed in the '248 patent, there is no room for ECC; correct?

MR. DeBRUINE: Objection. Asked and answered. The document speaks for itself.

THE WITNESS: Okay. The way this particular example is used to illustrate the concept, it did not -- since the example happened to be based on the system built for a particular system, and this is not something that asked for ECC codes.

So because of that, it did not incorporate -- in the example in the description, it did not incorporate the details of that.

Q. (By Mr. Yoon) Okay. Thank you. Now, we had discussed the -- or you had mentioned another system that may have had ECC code in it because of the bit organization. Do you recall that?

A. That's correct.

Q. That other system, was that -- was there

8,5

13.38:59 1	actually a working prototype of that system built?
13:39:02 2	A. There was a design also; however, the funding
13:39:06 3	did not forth come to support the design I mean the
13:39:11 4	construction of the prototype.
13:39:13 5	Q. So it was a design proposal that discussed using
13:39:17 6	ECC.
13:39:18 7	A. It was a design that was funded, but the
13:39:21 8	construction of the end system was not funded.
13:39:25 9	Q. Okay. Was that, the design of that system,
13:39:30 10	disclosed in any article that you published?
13:39:33 11	A. I think it was alluded to in an article which
13:39:40 12	probably was provided to you also in the articles
13.39:44 13	listed in my resume as one of my publications.
13:39:49 14	Q. Could you possibly point that out?
13:39:54 15	A. I'm not quite sure which particular one. We did
13:40:00 16	have a copy of that particular article.
13:40:04 17	Q. Was it
13:40:04 18	A. Maybe John can help me to locate it.
13:40:07 19	Q. Well, John's not testifying but
13:40:10 20	A. Well, I'm just wondering maybe if he can just
13:40:13 21	help me because it's in one of the maybe it's in
13:40:15 22	one of the papers that you have.
13:40:17 23	Q. Okay. Maybe, and I'll try to get the materials
13:40:20 24	out.
13:40:20 25	A. It shows a long system that have 72 bits per
1? 0:25 26	word

105:22 1	customer community. If nothing else, just to market
14:05:25 2	the project.
14:05:26 3	Q. And you don't know whether or not such customers
14:05:28 4	were required to sign an NDA before they received a
14:05:32 5	copy of the document.
14:05:32 6	A. Normally, they don't request that. McDonnell
14:05:37 7	Douglas deal with customers who usually don't want to
14:05:42 8	sign that.
14:05:43 9	Q. But you don't know one way or the other. And
14:05:49 10	you, yourself, were not involved in the distribution
14:05:52 11	of this document.
14:05:52 12	A. No.
14.06:00 13	Q. Now, did McDonnell Douglas ever build a system
14:06:08 14	according to this design?
14:06:09 15	A. Not to my knowledge, in terms of building it.
14:06:18 16	Q. Now, with regards to the system that's discussed
14:06:22 17	in this document, Exhibit 145, could the ECC
14:06:33 18	information that's stored in the memory already be
14:06:36 19	erased separate from the data it's associated with?
14:06:40 20	A. Okay. The way ECC work is that it is for each
14:06:48 21	word let's say that in this case, you know, 64-bit
14:06:54 22	long, there will be an 8-bit ECC code
14:06:58 23	Q. Yes.
14:06:58 24	A that is attached to the word. And in the

14:07:03 25

14 77:10 26

98

normal operation, when you want to erase the data

associated -- that particular data, then you

1 07:15	1
14:07:19	2
14:07:23	3
14:07:26	4
14:07:30	5
14:07:30	6
14:07:33	7
14:07:36	8
14:07:40	9
14:07:46	10
14:07:51	11
14:07:55	12
14.07:57	13
14:08:01	14
14:08:01	15
14:08:10	16
14:08:12	17
14:08:16	18
14:08:18	19
14:08:20	20
14:08:29	21
14:08:32	22
14:08:38	23
14:08:40	24
14:08:41	25

14 78:42 26

automatically erase all of the ECC code; otherwise, the ECC code have no meaning anyway. So you erase together in conjunction with that.

- Q. Could you erase the ECC code separately from data?
- A. Technically, you could. I mean if you give it some special instructions, you probably could; but actually, there's no real reason for doing a separate erase of the ECC code, as far as I can tell.
- Q. So if I understand it correctly, your testimony is that you're not aware of any logical reason why you would erase the ECC separate from the data.
- A. The ECC code associated with the word; that's correct.
- Q. But you don't know whether or not -- was it -putting aside whether or not it was reasonable to do
  it, it is correct to say that you could erase the ECC
  code separate from the data.
- A. If the customer specifically request me to do that, I'll do it for them. Okay. Technically, it's doable. I know exactly how to do it in a sense.
- Q. So the system had the flexibility to erase the data separate from the ECC and the ECC separate from the data.

MR. DeBRUINE: Objection. Vague and ambiguous as to "system." Mischaracterizes the